VTIL
Search…
VTIL
Initial page
Github
Instruction Set
General Information
Data movement
Arithmetic
NEG
ADD
SUB
MUL
MULHI
IMUL
IMULHI
DIV
IDIV
REM
IREM
Bitwise
Conditionals
Control Flow
Special Instructions
Powered By
GitBook
ADD
Adds a register or immediate value to a register.
Instruction
Operand 1
Operand 2
Description
ADD
Reg
Reg/Imm
OP1 = OP1 + OP2
1
block
->
add
(
REG_SP
,
1
);
Copied!
Previous
NEG
Next
SUB
Last modified
1yr ago
Copy link