VTIL
Search…
VTIL
Initial page
Github
Instruction Set
General Information
Data movement
Arithmetic
NEG
ADD
SUB
MUL
MULHI
IMUL
IMULHI
DIV
IDIV
REM
IREM
Bitwise
Conditionals
Control Flow
Special Instructions
Powered By
GitBook
MUL
Multiplies a register with another register or immediate value.
Instruction
Operand 1
Operand 2
Description
MUL
Reg
Reg/Imm
OP1 = OP1 × OP2
1
block
->
mul
(
REG_SP
,
2
);
Copied!
Previous
SUB
Next
MULHI
Last modified
1yr ago
Copy link