VTIL
Search
⌃
K
VTIL
Search
⌃
K
Initial page
Github
Instruction Set
General Information
Data movement
Arithmetic
NEG
ADD
SUB
MUL
MULHI
IMUL
IMULHI
DIV
IDIV
REM
IREM
Bitwise
Conditionals
Control Flow
Special Instructions
Powered By
GitBook
Comment on page
NEG
Negates a register. This has the same effect as multiplying the register with -1.
Instruction
Operand 1
Description
NEG
Reg
OP1 = -OP1
block
->
neg
(
REG_SP
);
Instruction Set - Previous
Arithmetic
Next
ADD
Last modified
3yr ago