VTIL
Search…
VTIL
Initial page
Github
Instruction Set
General Information
Data movement
Arithmetic
NEG
ADD
SUB
MUL
MULHI
IMUL
IMULHI
DIV
IDIV
REM
IREM
Bitwise
Conditionals
Control Flow
Special Instructions
Powered By
GitBook
REM
Performs an unsigned modulo operation on a register with a register or immediate value. The source value is represented by 2 registers for high and low bits.
Instruction
Operand 1
Operand 2
Operand 3
Description
REM
Reg
Reg/Imm
Reg/Imm
OP1 = [OP2:OP1] % OP3
1
block
->
rem
(
REG_SP
,
0
,
REG_SP
);
// sets REG_SP to 0
Copied!
Previous
IDIV
Next
IREM
Last modified
1yr ago
Copy link