Comment on page
General Information
VTIL instructions are extremely nonrestrictive when it comes to their usage. Mixing operand sizes are usually allowed, zero extension is implicitly in mov, unlike an SSA architecture different values can be assigned to a single variable, you can mix physical registers with temporaries or virtual registers however you wish, and so on.
However in terms of instruction set definition, there are a few restrictions every instruction follows to make optimization logic simpler.
<TODO>
Last modified 3yr ago